hybrid-CMOS

Design of New High-Performance Full Adder Using Hybrid-CMOS Logic Style for High-Speed Applications

This paper, presents a new design for 1 bit full adder cell using hybrid CMOS logic style Using a novel structure for implementation of the proposed…